

5 having an output at which a downstream and upstream clock signal generated
6 from said master clock signal appears, each of said upstream and downstream
7 clock signals being phase coherent with said master clock signal;

8 a downstream data input;

9 an SCDMA downstream modulator coupled to said downstream data input
10 and coupled to receive said downstream clock signal and having a chips output;

11 a downstream carrier synthesizer coupled to receive said master clock
12 signal and having a downstream carrier output at which a downstream carrier
13 appears which is phase coherent with said master clock signal;

14 a first mixer having a first input coupled to said chips output and having
15 a second input coupled to said downstream carrier output and having an output at
16 which modulated downstream signals appear for coupling to a transmission media
17 or media transmitter;

18 a second mixer having an input for coupling to a transmission medium or
19 media receiver, and having a carrier input for receiving an upstream carrier,
20 and having an output at which baseband demodulated upstream signals appear;

21 an upstream carrier synthesizer coupled to receive said master clock
22 signal and having an output at which a synthesized upstream carrier signal
23 appears which is phase coherent with said master clock signal, said output
24 coupled to said carrier input of said second mixer; and

25 an SCDMA upstream demodulator having an input coupled to said output of
26 said second mixer and having an input coupled to receive said upstream clock
27 signal, and having an output at which recovered upstream data appears, and
28 including means for correcting phase and amplitude errors in incoming

29 constellation points transmitted from other data transmission nodes located at
 30 varying distances from said data transceiver, and further comprising means for
 31 achieving frame synchronization or minislot boundary synchronization.

1 2. (Amended) A digital data transceiver comprising:

2 a first mixer having an input for receiving code division multiplexed
 3 downstream signals and having a carrier input for receiving a local downstream
 4 carrier, and having a product output at which demodulated signals appear;

5 an SCDMA demodulator having an input coupled to said product output and
 6 having a clock input and having a clock steering output and having a recovered
 7 downstream data output;

8 a voltage controlled oscillator having an error signal input coupled to said
 9 clock steering output and having a recovered clock output;

10 a clock multiplier having an input coupled to said recovered clock output
 11 and having a recovered downstream clock output coupled to said clock input of
 12 said SCDMA demodulator;

13 a clock divider having an input coupled to said recovered clock output and
 14 having [an] a clock output;

15 a first synthesizer having an input coupled to said clock output of said
 16 clock divider and having an output coupled to said carrier input of said first
 17 mixer at which a first carrier appears which is phase coherent with said
 18 recovered clock;

19 an SCDMA modulator/multiplexer having an input for receiving upstream
 20 data and having a clock input coupled to said recovered clock output of said clock

85

21 multiplier and, optionally, capable of carrying out any form of prior art ranging
22 or other process to achieve frame synchronization or alignment of minislot
23 boundaries of said data transceiver with minislot boundaries in a receiving node,
24 and if said ranging or other prior art process to achieve frame synchronization
25 or alignment of upstream minislot boundaries with minislot boundaries at a
26 receiving node are carried out externally to said SCDMA modulator/multiplexer,
27 said SCDMA modulator/multiplexer also has an input for receiving a transmit
28 frame timing delay value derived by said conventional ranging or other prior art
29 processes to achieve frame synchronization or alignment with minislot
30 boundaries, said transmit frame timing delay value for use in setting the proper
31 transmit timing delay to achieve frame synchronization or minislot boundary
32 alignment at a receiving node with like numbered frames or minislots
33 transmitted from other data transceivers transmitting to the same receiving node
34 from different locations, and having an output at which code division multiplexed
35 upstream signals appear;

36 a second synthesizer having a clock input coupled to said clock output of
37 said clock divider and having an upstream carrier output at which an upstream
38 carrier appears which is phase coherent with said recovered clock;

39 a second mixer having an input coupled to said output of said SCDMA
40 modulator and having an input coupled to said upstream carrier output of said
41 second synthesizer, and having an output for coupling to a shared transmission
42 media.

Sub
B1

3. (Amended) A digital data transceiver comprising:

a master clock for generating a master downstream clock signal at a clock output having a frequency which is an integer multiple of a downstream symbol or chip rate, F_{ds} ;

a downstream modulator implementing any form of TDMA or CDMA multiplexing or no multiplexing at all and any form of modulation, and having a clock input coupled to said clock output of said master clock, and having a data input for receiving downstream data and having a data output at which symbols to be transmitted downstream appear;

a downstream mixer having a data input coupled to said data output of said downstream modulator and having a carrier input for receiving a downstream carrier, and having a data output for coupling to a transmission media;

an upstream clock generator having a clock input coupled to said clock output of said master clock and having an upstream clock output at which appears an upstream clock signal having a frequency which is M/N times the frequency of said downstream clock signal where M and N are integers;

a frequency divider having a clock input coupled to said upstream clock output of said [master clock] upstream clock generator and having a carrier clock output at which a carrier clock signal appears;

a downstream carrier synthesizer coupled to receive said carrier clock signal from said frequency divider and having an output at which appears a downstream carrier signal which is phase coherent with said downstream clock signal and which is coupled to said carrier input of said downstream mixer;

A

an upstream carrier synthesizer having a clock input coupled to said carrier clock output of said frequency divider, and having an upstream carrier output at which appears an upstream carrier signal which is phase coherent with said master downstream clock signal;

an upstream mixer having a carrier input coupled to said upstream carrier output of said upstream carrier synthesizer, and having an input for coupling to a transmission media to receive upstream signals, and having an output at which baseband demodulated upstream signals appear;

an upstream demodulator/demultiplexer implementing any form of TDMA or SCDMA or CDMA demultiplexing, or no demultiplexing at all if the incoming data is not multiplexed, and which implements any form of demodulation, and which is capable of carrying out prior art ranging or other processes to achieve frame synchronization or alignment of minislot boundaries of the transmitted signal to minislot boundaries in said data transceiver, and having a clock input [for receiving said upstream clock signal] coupled to said clock output of said master clock, said upstream demodulator/demultiplexer having an input [and] coupled to receive said baseband demodulated upstream signals, and having an output at which appears recovered upstream data.

4. (Amended) A data transceiver, comprising:

a downstream mixer having an input for coupling to a transmission media and having a downstream carrier input, and having an output at which baseband downstream signals appear;

a downstream demodulator/demultiplexer which can be any conventional

demodulator/demultiplexer and which has [an] a clock input to receive a downstream clock signal and an input coupled to receive said baseband downstream signals, and an output at which recovered downstream data appears and which includes conventional downstream clock recovery circuitry, and a clock steering output at which appears a clock steering signal;

a voltage controlled oscillator having a control input coupled to [receive] said clock steering output so as to receive said clock steering signal, and having a recovered downstream clock output at which a recovered downstream clock signal appears, said downstream clock output coupled to said clock input of said downstream demodulator/demultiplexer;

an upstream clock generator having an input coupled to receive said recovered downstream clock signal and having an upstream clock output at which appears an upstream clock signal which is phase coherent with said recovered downstream clock signal and which has a frequency which is related to the frequency of said downstream clock signal by the ratio M/N where M and N are integers;

a frequency divider having a clock input coupled to said upstream clock output so as to receive said upstream clock signal, and having a carrier clock output at which a carrier clock signal appears;

a downstream carrier synthesizer having a clock input coupled to said carrier clock output to receive said carrier clock signal, and having a downstream carrier output at which a downstream carrier appears which is phase coherent with said recovered downstream clock, said downstream carrier output coupled to said downstream carrier input of said downstream mixer;

91
Cont

30 an upstream carrier synthesizer having a clock input coupled to said
31 carrier clock output to receive said carrier clock signal, and having an upstream
32 carrier output at which an upstream carrier signal appears which is phase
33 coherent with said recovered downstream clock;

34 an upstream mixer having an upstream carrier input coupled to said
35 upstream carrier output and having a symbol input for receiving symbols to be
36 transmitted upstream, and having an output for coupling to a transmission
37 media; and

38 an upstream modulator/multiplexer which is capable of performing one
39 or more forms of multiplexing including TDMA or SCDMA or CDMA
40 [multiplexing] using any prior art circuitry and is optionally, capable of
41 carrying out ranging or other prior art processes of achieving frame
42 synchronization or alignment of upstream minislot boundaries with minislot
43 boundaries at a receiving node, and having an input coupled to said upstream
44 clock output and having an input for receiving upstream data and, if said ranging
45 or other prior art process to achieve frame synchronization or alignment of
46 upstream minislot boundaries with minislot boundaries at a receiving node are
47 carried out externally to said upstream modulator/multiplexer, said upstream
48 modulator/multiplexer also has [having] an input for receiving a transmit
49 frame timing delay value derived by said conventional ranging or other prior art
50 processes to achieve frame synchronization or alignment with minislot
51 boundaries for use in setting the proper transmit timing delay to achieve frame
52 synchronization or minislot boundary alignment at a receiving node with like
53 numbered frames or minislots transmitted from other data transceivers

transmitting to the same receiving node, and having an output coupled to said symbol input of said upstream mixer.

5. (Amended) A digital data communication system comprising:

a shared transmission medium;

in a first node:

a master clock for generating a downstream clock signal having a frequency F_{DS} ;

a first upstream clock generation means having an input coupled to receive said downstream clock signal from said master clock for generating at an output an upstream clock signal having a frequency F_{US}

which has a frequency equal to $(M/N) \cdot F_{DS}$ where M and N are integers;

first means having an input for receiving downstream data to be transmitted on said shared transmission media and having an input coupled to receive said downstream clock signal, and having an output coupled to said shared transmission medium, for generating a downstream carrier from said downstream clock signal and using said downstream clock signal to organize said downstream data into a plurality of symbols, and, if necessary, using said downstream clock signal to time division or code division multiplex said symbols if data from more than one sources must be kept separate, and modulating said symbols onto said downstream carrier and launching the modulated downstream signals into said shared transmission medium;

in one or more second nodes:

second means having an input coupled to said shared transmission media and having clock recovery means for recovering said downstream clock signal from modulated downstream signals on said shared transmission media and outputting the recovered downstream clock signal at a downstream clock output, said second means functioning to use said recovered downstream clock signal to demodulate said modulated downstream signals and recover said downstream data or, if necessary, to demultiplex said demodulated downstream signals to generate demultiplexed signals and recover said downstream data from said demultiplexed signals;

a second upstream clock generation means having an input coupled to receive said recovered downstream clock and having an output at which [said] a phase lock loop generates an upstream clock signal having a frequency $F_{US} = (M/N) \cdot F_{DS}$ where M and N are integers, said upstream clock signal being generated from said recovered downstream clock signal so as to be phase coherent with said recovered downstream clock signal;

third means having an input for receiving upstream data bits and having an input coupled to receive said upstream clock signal, said third means for using said upstream clock signal to organize said upstream data bits into one or more chips or symbols to be transmitted to said first node, and, if necessary, for using said upstream clock signal to multiplex said chips or symbols of upstream data from different sources using time

44 division or code division multiplexing into a plurality of timeslots or
 45 result vectors to be transmitted, and for generating a phase coherent
 46 upstream carrier from said upstream clock signal, and for modulating
 47 said timeslots or result vectors of upstream data onto said upstream
 48 carrier to generate upstream signals and launching said upstream signals
 49 into said shared transmission medium and translating the frequency of the
 50 upstream signals to a selected frequency in [the] an upstream band of
 51 frequencies, and filtering the Fourier spectrum of said upstream signals
 52 to limit the spectrum to a band of frequencies at a center frequency that
 53 does not interfere with other signals on said shared transmission
 54 medium;

55 and said first node further comprising:

56 fourth means having an input coupled to receive said upstream
 57 clock signal from said first upstream clock generation means and having
 58 an input coupled to said shared transmission media and including means
 59 for generating a local upstream carrier from said upstream clock signal
 60 generated by said first upstream clock generation means which has the
 61 same frequency as said upstream carrier generated in each of said second
 62 nodes, said fourth means for using said upstream carrier to demodulate
 63 upstream signals transmitted by said one or more second nodes to
 64 generate demodulated upstream signals, and for recovering said upstream
 65 data from said demodulated upstream signals, including using said
 66 upstream clock to demultiplex said recovered upstream data [signals] if
 67 necessary[prior to recovering the upstream data].

6. (Amended) A modem for use at a headend of a system for bidirectional communication of digital data over a transmission [media] medium, comprising:

a master clock for generating a master clock signal;

means for generating upstream and downstream clock signals which are phase coherent with said master clock signal, said upstream clock signal having a frequency which is M/N times the frequency of said downstream clock signal, where M and N are integers and are not equal;

means coupled to receive said downstream clock signal for using [it] said downstream clock to transmit downstream data over said transmission [media] medium; and

means coupled to receive said upstream clock signal for using [it] said upstream clock to [receive] recover upstream data transmitted over said transmission [media] medium.

7. (Amended) A modem for use as a remote node in a bidirectional communication system having a headend and a plurality of remote nodes coupled to said headend by a transmission [media] medium, comprising:

first means for recovering a downstream clock which is phase coherent with a master clock in said headend from data transmitted by said headend over said transmission media and for using said recovered downstream clock to recover said downstream data;

second means for using said recovered downstream clock to generate an upstream clock which is phase coherent with said recovered downstream clock,

11 said upstream clock having a frequency which is M/N times the frequency of said
12 downstream clock, where M and N are integers and are not equal; and

13 third means for using said upstream clock to transmit upstream data from
14 a plurality of different sources to said headend over said transmission [media]
medium.

1 8. The apparatus of claim 7 wherein said third means includes means for
2 transmitting data upstream using synchronous code division multiplexing.

1 9. The apparatus of claim 7 wherein said third means includes means for
2 transmitting data upstream using time division multiple access multiplexing.

1 10. The apparatus of claim 7 wherein said third means includes means for
2 transmitting data upstream using DMT multiple access multiplexing.

1 11. The apparatus of claim 7 wherein said third means includes means for
2 transmitting symbol data upstream using synchronous code division multiplexing by
3 mapping minislots assigned to said modem to one or more symbols and one or more
4 spreading codes.

1 12. The apparatus of claim 7 wherein said third means includes means for
2 transmitting symbol data upstream using DMT multiplexing by mapping minislots
3 assigned to said modem to one or more symbols and one or more frequencies.

13. (Amended) A modem for use as a remote node in a bidirectional communication system having a headend and a plurality of remote nodes coupled to said headend by a transmission [media] medium, comprising:

first means for recovering a downstream clock from data transmitted by said headend over said transmission [media] medium and for using said recovered downstream clock to generate a local downstream carrier that is of the same frequency and phase coherent with a master clock in said headend and with the downstream carrier used by said headend to transmit said downstream data, and for using said local downstream carrier and said recovered downstream clock to recover downstream data transmitted by said headend;

a clock for generating an upstream clock signal from said recovered downstream clock so as to be phase coherent with said master clock and having a different frequency than said recovered downstream clock and related to the frequency of said downstream clock by the relationship $M/N * F_{ds}$ where F_{ds} is the frequency of said recovered downstream clock and M and N are integers which are not equal; and

third means for using said upstream clock signal to generate an upstream carrier signal and using said upstream clock and upstream carrier signals to transmit upstream data to said headend over said transmission [media] medium.

14. The apparatus of claim 13 wherein said third means includes means for transmitting symbol data upstream using synchronous code division multiple access multiplexing by mapping minislots assigned to said modem to one or more symbols and

4 [one or more spreading codes.

1 15. The apparatus of claim 13 wherein said third means includes means for
2 transmitting symbol data upstream using DMT multiplexing by mapping minislots
3 assigned to said modem to one or more symbols and one or more frequencies.

1 16. (Amended) The apparatus of claim 14 further comprising means for
2 [selectably] selectively altering the mapping.

1 17. (Amended) The apparatus of claim 15 further comprising means for
2 [selectably] selectively altering the mapping.

1 18. (Amended) A modem for use as a remote node in a bidirectional
2 communication system having a headend and a plurality of remote nodes coupled to said
3 headend by a transmission [media] medium, comprising:

4 first means for recovering a downstream clock from data transmitted by
5 said headend over said transmission [media] medium and for using said recovered
6 downstream clock to recover downstream data;

7 a clock means for generating an upstream clock signal from said
8 recovered downstream clock so as to be phase coherent with a master clock in
9 said headend and which has a frequency which M/N times the frequency of said
10 recovered downstream clock where M and N are integers; and

11 third means for using said upstream clock signal to transmit upstream
12 data to said headend over said transmission [media] medium, and

13 wherein upstream data transmission is on the basis of assigned minislots
 14 counted by a minislot counter in the headend, said minislot counter having a
 15 rollover value that defines a superframe boundary, and further comprising
 16 ranging means for carrying out the communications of a ranging algorithm to
 17 determine an RU frame alignment offset value for a symbol counter to achieve
 18 frame synchronization, said symbol counter also having [which also has] a
 19 rollover value which defines a superframe of symbols which exactly corresponds
 20 in duration with said superframe of minislots, said symbol counter being
 21 implemented by said third means, said offset being of a value which will cause
 22 frame synchronization such that transmission of symbol data upstream occurs
 23 with timing such that [the superframe boundaries of] if a superframe of symbols
 24 were to be transmitted upstream, the superframe of symbols would arrive at
 25 said headend with the frame boundaries of said superframe of symbols aligned in
 26 time with said superframe boundaries of said superframe of minislots but
 27 wherein actual transmission of upstream symbols occurs only during assigned
 28 minislots.

1 18. The apparatus of claim 18 wherein said headend sends sync messages and
 2 UCD messages downstream, each said sync message carrying a timestamp sample from a
 3 timestamp counter in said headend and each said UCD message containing a timestamp at
 4 the time of a kiloframe or superframe boundary occurring at said headend, and further
 5 comprising means in said modem for calculating an initial offset value from a sync
 6 message and a UCD message and for using said offset as an initial offset value or starting
 7 point for said ranging means.

20. (Amended) A system for bidirectional communication of digital data between
a CU modem and a plurality of RU modems, comprising:
a shared transmission [media] medium coupling said CU and RU modems; and
a CU modem comprising:
a master clock for generating a master clock signal;
first means for generating downstream clock signals;
second means coupled to said shared transmission [media] medium for
receiving said downstream clock signal and for using it to transmit downstream
data over said shared transmission [media] medium; and
third means coupled to said shared transmission [media] medium [and]
for receiving upstream data transmitted over said shared transmission [media]
medium and recovering an upstream clock and carrier therefrom and using said
recovered upstream clock and carrier signals to demodulate and demultiplex
SCDMA multiplexed upstream symbols having their spectrums spread with a
plurality of spreading codes, said symbols and spreading codes being mapped to
minislots assigned by said CU modem to said RU modem(s); and
an RU modem comprising
fourth means coupled to said shared transmission medium, for recovering
a downstream clock and downstream carrier from data transmitted by said CU
modem over said shared transmission [media] medium and for using said
recovered downstream clock and carrier to recover downstream data including
said minislot assignments transmitted from said CU modem;
a timebase for generating an upstream clock and upstream carrier;

24 fifth means coupled to said shared transmission [media] medium and to
 25 said timebase and to said fourth means for mapping said [minislot] minislot
 26 assignments to one or more symbols and one or more spreading codes or DMT
 27 frequencies for use in transmitting symbols upstream to said CU modem, and for
 28 using said upstream clock, said upstream carrier, and said symbols and
 29 spreading codes or DMT frequencies mapped to said minislot assignment to
 30 transmit upstream data and preamble data to said CU modem over said shared
 31 transmission [media] medium.

9 21. (Amended) A system for bidirectional communication of digital data between
 1 a CU modem and a plurality of RU modems, comprising:

3 a shared transmission [media] medium coupling said CU and RU modems; and
 4 a CU modem comprising:

5 a master clock for generating a master clock signal;

6 first means for generating upstream and downstream clock signals which
 7 are phase coherent with said master clock signal, said upstream clock signal
 8 having a frequency which is M/N times the frequency of said downstream clock
 9 signal, where M and N are integers;

10 second means coupled to said shared transmission [media] medium for
 11 receiving said downstream clock signal and for using it to transmit downstream
 12 data over said shared transmission [media] medium; and

13 third means coupled to said shared transmission [media] medium and
 14 coupled to receive said upstream clock signal and using it to receive upstream
 15 data transmitted over said shared transmission [media] medium; and

an RU modem comprising

fourth means coupled to said shared transmission medium, for recovering a downstream clock from data transmitted by said CU modem over said shared transmission [media] medium and for using said recovered downstream clock to recover downstream data;

fifth means for using said recovered downstream clock to generate an upstream clock which is phase coherent with said downstream clock, said upstream clock having a frequency which is M/N times the frequency of said downstream clock, where M and N are integers; and

sixth means coupled to said shared transmission [media] medium for using said upstream clock to transmit upstream data and preamble data to said CU modem over said shared transmission [media] medium.

10 / 22. (Amended) A system for bidirectional communication of digital data between a CU modem and a plurality of RU modems, comprising:

a shared transmission [media] medium coupling said CU and RU modems; and
a CU modem comprising:

a master clock for generating a master clock signal;

first means for generating upstream and downstream clock and carrier signals which are phase coherent with said master clock signal, said upstream clock signal having a frequency which is M/N times the frequency of said downstream clock signal, where M and N are integers;

second means coupled to said shared transmission [media] medium for receiving said downstream clock signal and said downstream carrier and for

12 using them to transmit downstream data over said shared transmission [media]
 13 medium; and
 14 third means coupled to receive upstream signals transmitted over said
 15 shared transmission [media] medium and coupled to receive said upstream clock
 16 signal and said upstream carrier signal and using them in addition to preamble
 17 data transmitted by each RU modem to demodulate and demultiplex SCDMA
 18 multiplexed upstream symbols in said upstream signals, said symbols having
 19 their spectrums spread with a plurality of spreading codes, said symbols and
 20 spreading codes being mapped to minislots assigned by said CU modem to said RU
 21 modem(s) for upstream transmissions; and
 22 an RU modem comprising
 23 fourth means coupled to said shared transmission medium, for recovering
 24 a downstream clock from data transmitted by said CU modem over said shared
 25 transmission [media] medium and for using said recovered downstream clock to
 26 generate a downstream carrier which is phase coherent with said downstream
 27 carrier signal used by said second means to transmit said downstream data and
 28 using said downstream clock and carrier signals to demodulate and recover
 29 downstream data including said minislot assignment for upstream transmission;
 30 fifth means for using said recovered downstream clock to generate an
 31 upstream clock and an upstream carrier which are both phase coherent with said
 32 recovered downstream clock, said upstream clock having a frequency which is
 33 M/N times the frequency of said downstream clock, where M and N are integers;
 34 and
 35 sixth means coupled to said shared transmission [media] medium

36 including ranging means for establishing frame synchronization, said sixth
 37 means for using said upstream clock and upstream carrier signals to transmit
 38 upstream symbol data to said CU modem over said shared transmission [media]
 39 medium by mapping said [minslot] minislot assignment received from said CU
 40 modem to one or more symbols and one or more spreading codes or DMT
 41 frequencies for use in transmitting symbols upstream to said CU modem, and for
 42 using said upstream clock and upstream carrier and said symbols and spreading
 43 codes or DMT frequencies mapped to said minislot assignment to transmit
 44 upstream data as well as known preamble data to said CU modem over said shared.
 45 transmission [media] medium.

1 23. (Amended) The apparatus of claim 22 wherein said CU modem [includes]
 2 further comprises a minislot counter which rolls over at a programmable count value
 3 which defines a superframe boundary, and further comprises a timestamp counter, a
 4 timestamp sampler and a sync message generator means for generating sync messages
 5 that contain samples taken by said timestamp sampler of said timestamp counter [from
 6 time to time] at predetermined times, and for generating UCD messages which contain
 7 samples taken by said timestamp sampler of said timestamp counter at superframe
 8 boundaries, and wherein said second means transmits said sync messages and UCD
 9 messages downstream to said RU modem, and wherein said ranging means of said RU
 10 modem includes a symbol counter [coupled to or part of said sixth means] which counts
 11 symbols in a superframe of upstream symbols that exactly corresponds in duration to
 12 said superframe of [minslot] minislots and which rolls over at a count corresponding to
 13 a boundary of a superframe of upstream symbols, and wherein said fourth means

99

includes offset calculation means for using said sync messages and UCD messages to calculate an offset to load into said symbol counter such that the superframe boundaries of a superframe of said upstream symbols transmitted [upstream] by said sixth means will be approximately superimposed in time at said CU modem with the superframe boundaries of a superframe of minislots mapped to said superframe of symbols.

¹²
~~24~~. (Amended) The apparatus of claim ¹¹~~23~~ wherein said [sixth means further comprises] ranging means of said sixth means achieves frame synchronization more quickly by [for] using said offset calculated by said offset calculation means as a starting point to carry out a trial and error ranging process to determine an exact offset for said symbol counter which will cause said superframe boundaries of a superframe of upstream symbols to be exactly superimposed in time at said CU modem with the superframe boundaries of a superframe of minislots mapped to said superframe of symbols.

¹³
~~25~~. (Amended) The apparatus of claim ¹⁰~~22~~ wherein said CU modem includes a minislot counter which rolls over at a count value which defines a superframe boundary, and wherein said RU modem includes a symbol counter coupled to or part of said ranging means of said sixth means which counts symbols in a superframe of symbols that exactly corresponds in duration to said superframe of [minislot] minislots and which rolls over at a count corresponding to a boundary of a superframe of symbols, and wherein said [sixth means further comprises] ranging means [for determining] functions to use a trial and error delay process to determine an exact offset for said symbol counter which will cause said superframe boundaries of a superframe of upstream symbols to be

exactly superimposed in time at said CU modem with the superframe boundaries of a
superframe of minislots mapped to said superframe of symbols.

26. The apparatus of claim 24 wherein downstream data arrives at said second means in the form of packets with headers and wherein said second means further breaks down said packets and headers into FEC frames having overhead bits and ECC error detection and correction bits therein, and wherein said second means includes means for inserting said sync messages and said UCD messages in the stream of downstream data so as to have low jitter by monitoring the point of insertion of every sync or UCD message into every packet based upon the length of the data and header portions of the packet and the length of said sync or UCD message and changing the point of insertion whenever said sync message or UCD message would not fit completely within the data portion of a packet and would straddle a header portion, and by always inserting the sync message or UCD message at the same point in every FEC frame such that whatever straddles of overhead or ECC bits exist are always the same.

(Amended) The apparatus of claim 22 further comprising a clock slip detector means coupled to receive said recovered downstream clock and said upstream clock [and] for counting and storing the count of the clock cycles of said upstream clock over each predetermined interval of said recovered downstream clock and generating an interrupt signal at the end of every interval.

28. The apparatus of claim 27 further comprising means for receiving said interrupt signal and for retrieving the count of upstream clock cycles in response

thereto and comparing said count to a predetermined expected number, and if there is a mismatch of more than a predetermined number of clock cycles, for causing said sixth means to cease transmitting.

29. (AMENDED) A process for transmitting data in both directions in a bidirectional digital data communication system having a headend modem and at least one remote modem coupled to said headend modem by a communication medium, comprising:

generating a master clock signal in a headend modem, and generating a downstream clock and carrier signal from said master clock signal both of which are phase coherent therewith, and generating [an] upstream clock and carrier signals in said headend modem from said master clock signal both of which are phase coherent therewith, said upstream clock signal having a frequency which is M/N times the frequency of said downstream clock, where M and N are integers;

transmitting data downstream to a remote modem using said downstream clock and carrier signals;

in said remote modem, recovering at least said downstream clock signal and using it to recover downstream data, and using said recovered downstream clock signal to generate an upstream clock signal and an upstream carrier signal both of which are phase coherent with the recovered downstream clock signal, said upstream clock signal having a frequency which is M/N times the frequency of said recovered downstream clock signal;

achieving frame synchronization:

using said upstream clock and carrier signals to transmit symbol data and known preamble data from said remote modem upstream to [a] said headend

21 modem;
22 using said upstream clock and carrier signals generated in said [head end]
23 headend modem and said preamble data transmitted by said remote modem to
24 recover upstream data transmitted from said remote [node] modem.

17
1 20. (Amended) A process for mapping upstream symbols and spreading codes in
2 an SCDMA system to upstream assigned minislots comprising:

3 organizing data to be transmitted into frames comprised of subframes
4 each of which contains chips generated from symbols in an information vector;
5 with one information vector mapped to each subframe, and a programmable
6 number of frames mapped to every minislot;

7 counting minislots with a minislot counter that rolls over at some
8 number which defines a superframe of minislots;

9 setting a rollover count of a symbol counter to establish a superframe of
10 symbols such that if said minislot counter and said symbol counter
11 simultaneously started counting from zero, both would roll over simultaneously;

12 mapping symbols and spreading codes to minislots by starting on a first
13 code and assigning numbers to symbols to each frame in accordance with how
14 many subframes there are in said frame and continuing this process with
15 subsequent frames along a time axis until a programmable value of L is reached
16 where L is an integer, then repeating the process starting with another code along
17 a code axis and starting with another frame until L is reached again and repeating
18 this process until the number of symbols in a superframe of symbols have been
19 mapped to specific frames and minislots and specific codes.

18

31. A process of transmitting SCDMA data in an upstream organized as numbered minislots, comprising:

receiving a minislot assignment naming specific numbered minislots on which transmission is authorized;

mapping the specific minislot numbers in said assignment to specific symbols and spreading codes and frame and subframes that map to those minislots;

constructing one information vector for every subframe mapped to the minislot assignment by placing the numbered symbols that map to the numbered minislots in the assignment in the elements of the information vectors corresponding to the numbered code each numbered symbol maps to;

spreading the spectrum of each information vector by matrix multiplication of the information vector times a code matrix having a plurality of codes therein which corresponds to the number of elements in the information vector to generate one result vector for every subframe that maps to the assigned minislots; and

transmitting RF signals derived from the result vectors.

Please add a new claim 32 as follows:

19

32. A modem for use as a remote node in a bidirectional communication system having a headend and a plurality of remote nodes coupled to said headend by a transmission medium, comprising:

first means for recovering a downstream clock which is phase coherent

104

ab

5 with a master clock in said headend from data transmitted by said headend over
6 said transmission medium and for using said recovered downstream clock to
7 generate a local downstream carrier which is phase coherent with a downstream
8 carrier that downstream data was modulated on at said headend and which lies in a
9 downstream band of frequencies, said first means for using said recovered
10 downstream clock and local downstream carrier to recover said downstream
11 data;

12 second means for using said recovered downstream clock to generate an
13 upstream clock which is phase coherent with said recovered downstream clock,
14 said upstream clock having a frequency which is M/N times the frequency of said
15 downstream clock, where M and N are integers; and

16 third means for using said upstream clock to generate an upstream
17 carrier which is in a different, non-interfering frequency band from the
18 frequency band of said recovered downstream carrier, and for using said
19 upstream clock and said upstream carrier to transmit upstream data from a
20 plurality of different sources to said headend over said transmission medium
21 simultaneously with recovery by said first means of said downstream data,
22 separation of upstream data from said different sources being accomplished using
23 any known form of multiplexing and separation of said transmissions of upstream
24 data from recovery of said downstream data being accomplished by virtue of
25 frequency division multiplexing.

26
[Please add a new claim 33 as follows:

1 20 33. A modem for use at a headend of a system for bidirectional communication of

digital data over a transmission medium, comprising:

a master clock for generating a master clock signal;

means for generating upstream and downstream clock signals which are phase coherent with said master clock signal, said upstream clock signal having a frequency which is M/N times the frequency of said downstream clock signal, where M and N are integers and are not equal;

means coupled to receive said downstream clock signal for using said downstream clock to generate a downstream carrier and use said downstream clock and downstream carrier to transmit downstream data over said transmission medium; and

means coupled to receive said upstream clock signal for using said upstream clock to generate an upstream carrier of the same frequency as the upstream carrier used by remote transceivers to transmit upstream data to said headend transceiver and for using said upstream clock and said upstream carrier and preamble data transmitted by each said remote unit modem to recover upstream data transmitted over said transmission medium.

Please add new claims 34 and 35 as follows:

21 34. A process for bidirectional communication of digital data in a communication system having a headend modem and at least one remote modem coupled to said headend modem by a communication medium, comprising:

generating a master clock signal in said headend modem, and generating a downstream clock and carrier signal from said master clock signal both of which are phase coherent therewith, and generating upstream clock and carrier signals in said headend modem from said master clock signal both of which are phase

8 coherent therewith, said upstream clock signal having a frequency which is M/N
 9 times the frequency of said downstream clock, where M and N are integers;
 10 transmitting data downstream to a remote modem using said downstream
 11 clock and carrier signals; and
 12 using said upstream clock and carrier signals and known preamble data
 13 transmitted by each said remote unit modem to recover upstream data
 14 transmitted by each of said remote unit modems.

22
 1 ~~35~~. The process of claim ~~34~~ 21 further comprising the steps of using a timestamp
 2 counter to count the ticks of a timestamp clock which may or may not be said master
 3 clock in said headend, and periodically sampling said timestamp counter and periodically
 4 generating synchronization messages and transmitting said synchronization messages as
 5 part of said downstream data with no more than 200 milliseconds between adjacent
 6 synchronization messages, and sampling said timestamp counter each time an upstream
 7 kiloframe boundary is detected in said upstream data and generating and transmitting a
 8 UCD messages as part of said downstream data from time to time with each UCD message
 9 containing a sample of said timestamp counter at an upstream kiloframe boundary of said
 10 headend modem, each synchronization message containing the count of said timestamp
 11 counter.

23
 1 ~~36~~. A process for bidirectional communication of digital data in a communication
 2 system having a headend modem and at least one remote modem coupled to said headend
 3 modem by a communication medium, comprising:
 4 in said remote modem, receiving downstream transmissions from said

headend modem and recovering a downstream clock signal from said downstream transmissions and generating a local downstream clock and a downstream carrier from said recovered downstream clock, both said local downstream clock and said downstream carrier being phase coherent with said recovered downstream clock;

using said local downstream clock and said downstream carrier to recover downstream data;

using said recovered downstream clock signal to generate an upstream clock signal and an upstream carrier signal both of which are phase coherent with the recovered downstream clock signal, said upstream clock signal having a frequency which is M/N times the frequency of said recovered downstream clock signal;

achieving frame synchronization using a ranging process;

using said upstream clock and upstream carrier signals to transmit symbol data and known preamble data from said remote modem upstream to said headend modem.

*gk
Cont.*

²⁴ 37. The process of claim ²³ 36 further comprising the steps:

(1) establishing an initial upstream kiloframe boundary in said remote modem;

(2) counting ticks of said upstream clock in a local kiloframe counter and resetting said counter to zero at the beginning of each new upstream kiloframe;

(3) sampling the count of said local kiloframe counter each time a synchronization message is received;

(4) detecting when a synchronization message is received in said

downstream data and when a UCD message is received in said downstream data and extracting timestamp data from each;

(5) determining the number of local kiloframe counter clock cycles in N frames where N is the number of upstream frames in the interval between the time that an upstream kiloframe marker is received at said headend modem minus the downstream propagation delay between this remote unit modem and said headend modem;

(6) using a timebase conversion factor between a clock frequency that drives a timestamp counter in said headend modem and said upstream clock being counted by said local kiloframe counter and the timestamp data extracted in step (4) and the data calculated in step (5) to calculate an offset value;

(7) using said offset value to speed up the ranging process to achieve frame synchronization.

Please add a new claim 38 as follows:

~~25~~ 38. A process of achieving frame synchronization in a remote modem in a bidirectional digital data communication system having a headend modem that transmits MCNS downstream data to one or more remote unit modems coupled to said headend modem by a shared communications medium, comprising:

waiting for said remote unit modem to achieve clock synchronization with a master clock in said headend modem by recovering a downstream clock from transmissions from said headend modem and using said recovered downstream clock to generate a local downstream clock and a local upstream clock, both of which are phase coherent with said master clock in said headend modem;

establishing an initial arbitrary upstream kiloframe boundary;

11 waiting to receive at least one synchronization message and one UCD
 12 message in said remote unit modem from said headend modem;
 13 computing an upstream kiloframe boundary adjustment using timestamp
 14 data in said synchronization and UCD messages;
 15 waiting for at least one upstream kiloframe to pass and performing a
 16 ranging process using said upstream kiloframe boundary adjustment value to
 17 determine an upstream transmission delay value TD to achieve precise kiloframe
 18 boundary frame synchronization; and
 19 storing the value of TD in memory and using it for subsequent upstream
 20 kiloframe transmissions by said remote unit modem.

21